ffmpeg/FFmpeg
1
0
Fork 0
mirror of https://git.ffmpeg.org/ffmpeg.git synced 2024-10-20 07:05:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

avcodec/vp9: ipred_vl_16x16_16 avx2 implementation

Browse Source 
Signed-off-by: Ronald S. Bultje <rsbultje@gmail.com>
This commit is contained in:
Semen Belozerov 2022-05-04 19:57:05 +07:00 committed by Ronald S. Bultje
parent b5aa514bbb
commit e71d5156c8
2 changed files with 53 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libavcodec/x86/vp9dsp_init_16bpp.c
View File

@ -54,6 +54,7 @@ decl_ipred_fn(dl, 16, 16, avx2);
decl_ipred_fn(dl, 32, 16, avx2);
decl_ipred_fn(dr, 16, 16, avx2);
decl_ipred_fn(dr, 32, 16, avx2);
decl_ipred_fn(vl, 16, 16, avx2);
#define decl_ipred_dir_funcs(type) \
decl_ipred_fns(type, 16, sse2, sse2); \
@ -139,6 +140,7 @@ av_cold void ff_vp9dsp_init_16bpp_x86(VP9DSPContext *dsp)
init_ipred_func(dl, DIAG_DOWN_LEFT, 16, 16, avx2);
init_ipred_func(dl, DIAG_DOWN_LEFT, 32, 16, avx2);
init_ipred_func(dr, DIAG_DOWN_RIGHT, 16, 16, avx2);
init_ipred_func(vl, VERT_LEFT, 16, 16, avx2);
#if ARCH_X86_64
init_ipred_func(dr, DIAG_DOWN_RIGHT, 32, 16, avx2);
#endif

51
libavcodec/x86/vp9intrapred_16bpp.asm
View File

@ -1222,6 +1222,57 @@ cglobal vp9_ipred_dr_16x16_16, 4, 5, 6, dst, stride, l, a
mova [dst3q+strideq*4], m5 ; 7
RET
cglobal vp9_ipred_vl_16x16_16, 4, 5, 7, dst, stride, l, a
movifnidn aq, amp
mova m0, [aq] ; abcdefghijklmnop
vpbroadcastw xm1, [aq+30] ; pppppppp
vperm2i128 m2, m0, m1, q0201 ; ijklmnoppppppppp
vpalignr m3, m2, m0, 2 ; bcdefghijklmnopp
vperm2i128 m4, m3, m1, q0201 ; jklmnopppppppppp
vpalignr m5, m2, m0, 4 ; cdefghijklmnoppp
vperm2i128 m6, m5, m1, q0201 ; klmnoppppppppppp
LOWPASS 5, 3, 0 ; BCDEFGHIJKLMNOPP
LOWPASS 6, 4, 2 ; JKLMNOPPPPPPPPPP
pavgw m3, m0 ; abcdefghijklmnop
pavgw m4, m2 ; ijklmnoppppppppp
DEFINE_ARGS dst, stride, stride3, stride5, dst4
lea dst4q, [dstq+strideq*4]
lea stride3q, [strideq*3]
lea stride5q, [stride3q+strideq*2]
mova [dstq+strideq*0], m3 ; 0 abcdefghijklmnop
mova [dstq+strideq*1], m5 ; 1 BCDEFGHIJKLMNOPP
vpalignr m0, m4, m3, 2
vpalignr m1, m6, m5, 2
mova [dstq+strideq*2 ], m0 ; 2 bcdefghijklmnopp
mova [dstq+stride3q*1], m1 ; 3 CDEFGHIJKLMNOPPP
vpalignr m0, m4, m3, 4
vpalignr m1, m6, m5, 4
mova [dst4q+strideq*0], m0 ; 4 cdefghijklmnoppp
mova [dstq+stride5q*1], m1 ; 5 DEFGHIJKLMNOPPPP
vpalignr m0, m4, m3, 6
vpalignr m1, m6, m5, 6
mova [ dstq+stride3q*2], m0 ; 6 defghijklmnopppp
mova [dst4q+stride3q*1], m1 ; 7 EFGHIJKLMNOPPPPP
vpalignr m0, m4, m3, 8
vpalignr m1, m6, m5, 8
mova [ dstq+strideq*8], m0 ; 8 efghijklmnoppppp
mova [dst4q+stride5q*1], m1 ; 9 FGHIJKLMNOPPPPPP
vpalignr m0, m4, m3, 10
mova [dstq+stride5q*2], m0 ; 10 fghijklmnopppppp
vpalignr m0, m4, m3, 12
mova [dst4q+strideq*8], m0 ; 12 ghijklmnoppppppp
vpalignr m0, m4, m3, 14
mova [dst4q+stride5q*2], m0 ; 14 hijklmnopppppppp
sub dst4q, strideq
vpalignr m1, m6, m5, 10
mova [dst4q+strideq*8], m1 ; 11 GHIJKLMNOPPPPPPP
vpalignr m1, m6, m5, 12
mova [dst4q+stride5q*2], m1 ; 13 HIJKLMNOPPPPPPPP
vpalignr m1, m6, m5, 14
mova [dst4q+stride3q*4], m1 ; 15 IJKLMNOPPPPPPPPP
RET
%if ARCH_X86_64
cglobal vp9_ipred_dr_32x32_16, 4, 7, 10, dst, stride, l, a
mova m0, [lq+mmsize*0+0] ; l[0-15]